• Top
  • Documentation
  • Books
  • Boolean-reasoning
  • Projects
  • Debugging
  • Community
  • Std
  • Proof-automation
  • Macro-libraries
  • ACL2
  • Interfacing-tools
  • Hardware-verification
    • Gl
    • Esim
    • Vl2014
      • Warnings
      • Primitives
        • *vl-1-bit-approx-mux*
        • *vl-1-bit-mux*
        • Nedgeflop
          • Vl-make-same-bitselect-from-each
          • Vl-primitive-mkports
          • Vl-nedgeflop-ifstmt
          • Vl-make-1-bit-n-edge-flop
          • Vl-make-nedgeflop-insts
          • Vl-nedgeflop-always
          • Vl-nedgeflop-clkedge-assigns
          • Vl-nedgeflop-update-sexpr
          • Vl-nedgeflop-e-wires
          • Vl-make-delay-assigns
          • Vl-nedgeflop-posedge-clks
          • Vl-nedgeflop-data-mux
          • Vl-nedgeflop-some-edge-sexpr
          • Vl-modinsts-add-atts
          • Vl-nedgeflop-or-edges
        • Vl-primitive-mkport
        • *vl-1-bit-assign*
        • *vl-1-bit-zmux*
        • Vl-primitive-mkwire
        • *vl-1-bit-bufif1*
        • *vl-1-bit-bufif0*
        • *vl-1-bit-delay-1*
        • *vl-1-bit-ceq*
        • *vl-1-bit-buf*
        • *vl-1-bit-rcmos*
        • *vl-1-bit-latch*
        • *vl-1-bit-cmos*
        • *vl-1-bit-power*
        • *vl-1-bit-rpmos*
        • *vl-1-bit-rnmos*
        • *vl-1-bit-pmos*
        • *vl-1-bit-nmos*
        • *vl-1-bit-ground*
        • *vl-1-bit-tranif1*
        • *vl-1-bit-tranif0*
        • *vl-1-bit-rtranif1*
        • *vl-1-bit-rtranif0*
        • *vl-1-bit-rtran*
        • *vl-1-bit-tran*
        • *vl-1-bit-notif1*
        • *vl-1-bit-notif0*
        • *vl-1-bit-and*
        • *vl-1-bit-xor*
        • *vl-1-bit-xnor*
        • *vl-1-bit-pullup*
        • *vl-1-bit-pulldown*
        • *vl-1-bit-or*
        • *vl-1-bit-not*
        • *vl-1-bit-nor*
        • *vl-1-bit-nand*
        • *vl-1-bit-z*
        • *vl-1-bit-x*
        • *vl-1-bit-t*
        • *vl-1-bit-f*
      • Use-set
      • Syntax
      • Getting-started
      • Utilities
      • Loader
      • Transforms
      • Lint
      • Mlib
      • Server
      • Kit
      • Printer
      • Esim-vl
      • Well-formedness
    • Sv
    • Fgl
    • Vwsim
    • Vl
    • X86isa
    • Svl
    • Rtl
  • Software-verification
  • Math
  • Testing-utilities

• Nedgeflop

Vl-nedgeflop-some-edge-sexpr

Build a 4v-sexpr that captures when any clock has just had a posedge.

Signature

(vl-nedgeflop-some-edge-sexpr clks clk-prevs) → 4v-sexpr

Arguments

clks — E wire names for current clock values.

clk-prevs — E wire names for previous clock values.

The idea here is to build an expression like:

(or (and clk1 (not clk1-prev))  ;; first clk had a posedge
    (and clk2 (not clk2-prev))  ;; second clk had a posedge
    ...)

This is the expression that will trigger an update of the flop.

Definitions and Theorems

Function: vl-nedgeflop-some-edge-sexpr

(defun vl-nedgeflop-some-edge-sexpr (clks clk-prevs)
 (declare (xargs :guard (and (consp clks)
                             (same-lengthp clks clk-prevs))))
 (let ((__function__ 'vl-nedgeflop-some-edge-sexpr))
  (declare (ignorable __function__))
  (b* (((cons clk1 rest-clks) clks)
       ((cons clk1-prev rest-clk-prevs)
        clk-prevs)
       (edge1 (acl2::4vs-and clk1 (acl2::4vs-not clk1-prev)))
       ((when (atom rest-clks)) edge1))
    (acl2::4vs-or
         edge1
         (vl-nedgeflop-some-edge-sexpr rest-clks rest-clk-prevs)))))