• Top
  • Documentation
  • Books
  • Boolean-reasoning
  • Projects
  • Debugging
  • Community
  • Std
  • Proof-automation
  • Macro-libraries
  • ACL2
  • Interfacing-tools
  • Hardware-verification
    • Gl
    • Esim
    • Vl2014
      • Warnings
      • Primitives
        • *vl-1-bit-approx-mux*
        • *vl-1-bit-mux*
        • Nedgeflop
          • Vl-make-same-bitselect-from-each
          • Vl-primitive-mkports
          • Vl-nedgeflop-ifstmt
          • Vl-make-1-bit-n-edge-flop
          • Vl-make-nedgeflop-insts
          • Vl-nedgeflop-always
          • Vl-nedgeflop-clkedge-assigns
          • Vl-nedgeflop-update-sexpr
          • Vl-nedgeflop-e-wires
          • Vl-make-delay-assigns
          • Vl-nedgeflop-posedge-clks
          • Vl-nedgeflop-data-mux
          • Vl-nedgeflop-some-edge-sexpr
          • Vl-modinsts-add-atts
          • Vl-nedgeflop-or-edges
        • Vl-primitive-mkport
        • *vl-1-bit-assign*
        • *vl-1-bit-zmux*
        • Vl-primitive-mkwire
        • *vl-1-bit-bufif1*
        • *vl-1-bit-bufif0*
        • *vl-1-bit-delay-1*
        • *vl-1-bit-ceq*
        • *vl-1-bit-buf*
        • *vl-1-bit-rcmos*
        • *vl-1-bit-latch*
        • *vl-1-bit-cmos*
        • *vl-1-bit-power*
        • *vl-1-bit-rpmos*
        • *vl-1-bit-rnmos*
        • *vl-1-bit-pmos*
        • *vl-1-bit-nmos*
        • *vl-1-bit-ground*
        • *vl-1-bit-tranif1*
        • *vl-1-bit-tranif0*
        • *vl-1-bit-rtranif1*
        • *vl-1-bit-rtranif0*
        • *vl-1-bit-rtran*
        • *vl-1-bit-tran*
        • *vl-1-bit-notif1*
        • *vl-1-bit-notif0*
        • *vl-1-bit-and*
        • *vl-1-bit-xor*
        • *vl-1-bit-xnor*
        • *vl-1-bit-pullup*
        • *vl-1-bit-pulldown*
        • *vl-1-bit-or*
        • *vl-1-bit-not*
        • *vl-1-bit-nor*
        • *vl-1-bit-nand*
        • *vl-1-bit-z*
        • *vl-1-bit-x*
        • *vl-1-bit-t*
        • *vl-1-bit-f*
      • Use-set
      • Syntax
      • Getting-started
      • Utilities
      • Loader
      • Transforms
      • Lint
      • Mlib
      • Server
      • Kit
      • Printer
      • Esim-vl
      • Well-formedness
    • Sv
    • Fgl
    • Vwsim
    • Vl
    • X86isa
    • Svl
    • Rtl
  • Software-verification
  • Math
  • Testing-utilities

• Nedgeflop

Vl-nedgeflop-e-wires

Signature

(vl-nedgeflop-e-wires exprs walist) → wires

Arguments

exprs — Guard (vl-exprlist-p exprs).

walist — Guard (vl-wirealist-p walist).

Returns

wires — Type (true-listp wires).

Definitions and Theorems

Function: vl-nedgeflop-e-wires

(defun vl-nedgeflop-e-wires (exprs walist)
  (declare (xargs :guard (and (vl-exprlist-p exprs)
                              (vl-wirealist-p walist))))
  (let ((__function__ 'vl-nedgeflop-e-wires))
    (declare (ignorable __function__))
    (b* (((mv okp warnings wires)
          (vl-msb-exprlist-bitlist exprs walist nil))
         ((unless (and okp (not warnings)
                       (same-lengthp exprs wires)))
          (raise "Expected exactly ~x0 wires for N-edge 1-bit flop."
                 (len exprs))
          (replicate (len exprs) 'error)))
      wires)))

Theorem: true-listp-of-vl-nedgeflop-e-wires

(defthm true-listp-of-vl-nedgeflop-e-wires
  (b* ((wires (vl-nedgeflop-e-wires exprs walist)))
    (true-listp wires))
  :rule-classes :type-prescription)

Theorem: len-of-vl-nedgeflop-e-wires

(defthm len-of-vl-nedgeflop-e-wires
  (equal (len (vl-nedgeflop-e-wires exprs walist))
         (len exprs)))

Theorem: consp-of-vl-nedgeflop-e-wires

(defthm consp-of-vl-nedgeflop-e-wires
  (equal (consp (vl-nedgeflop-e-wires exprs walist))
         (consp exprs)))

Theorem: vl-nedgeflop-e-wires-under-iff

(defthm vl-nedgeflop-e-wires-under-iff
  (iff (vl-nedgeflop-e-wires exprs walist)
       (consp exprs)))