• Top
  • Documentation
  • Books
  • Boolean-reasoning
  • Projects
    • Apt
    • Zfc
    • Acre
    • Milawa
    • Smtlink
    • Abnf
    • Vwsim
    • Isar
    • Wp-gen
    • Dimacs-reader
    • Pfcs
    • Legacy-defrstobj
    • C
    • Proof-checker-array
    • Soft
    • Farray
    • Rp-rewriter
    • Instant-runoff-voting
    • Imp-language
    • Sidekick
    • Ethereum
    • Leftist-trees
    • Java
    • Riscv
    • Taspi
    • Bitcoin
    • Zcash
    • Des
    • X86isa
      • Program-execution
      • Sdm-instruction-set-summary
        • 5.50 Uncategorized "Instructions"
        • 5.15 Fused-Multiply-Add (FMA)
        • 5.20 System Instructions
        • 5.19 Intel(R) Advanced Vector Extensions 512 (Intel(R) AVX-512)
        • 5.1 General-Purpose Instructions
          • 5.1.2 Binary Arithmetic Instructions
          • 5.1.1 Data Transfer Instructions
          • 5.1.16 BMI1 and BMI2 Instructions
          • 5.1.5 Shift and Rotate Instructions
          • 5.1.4 Logical Instructions
          • 5.1.7 Control Transfer Instructions
          • 5.1.6 Bit and Byte Instructions
          • 5.1.13 Miscellaneous Instructions
          • 5.1.15 Random Number Generator Instructions
          • 5.1.8 String Instructions
          • 5.1.9 I/O Instructions
          • 5.1.14 User Mode Extended State Save/Restore Instructions
          • 5.1.11 Flag Control (EFLAG) Instructions
          • 5.1.10 Enter and Leave Instructions
          • 5.1.3 Decimal Arithmetic Instructions
          • 5.1.12 Segment Register Instructions
        • 5.10 Intel(R) SSE4.1 Instructions
        • 5.13 Intel(R) Advanced Vector Extensions (Intel(R) AVX)
        • 5.7 Intel(R) SSE3 Instructions
        • 5.8 Supplemental Streaming Simd Extensions 3 (SSSE3) Instructions
        • 5.4 MMX Instructions
        • 5.22 Virtual-Machine Extensions
        • 5.6 Intel(R) SSE2 Instructions
        • 5.21 64-Bit Mode Instructions
        • 5.2 X87 FPU Instructions
        • 5.24 Intel(R) Memory Protection Extensions
        • 5.5 Intel(R) SSE Instructions
        • 5.16 Intel(R) Advanced Vector Extensions 2 (Intel(R) AVX2)
        • 5.12 Intel(R) AES-NI And PCLMULQDQ
        • 5.17 Intel(R) Transactional Synchronization Extensions (Intel(R) Tsx)
        • 5.14 16-Bit Floating-Point Conversion
        • 5.18 Intel(R) SHA Extensions
        • 5.11 Intel(R) SSE4.2 Instruction Set
        • 5.3 X87 FPU and SIMD State Management Instructions
        • 5.40 Other ISA Extensions
        • 5.25 Intel(R) Software Guard Extensions
        • 5.27 Control Transfer Terminating Instructions
        • 5.23 Safer Mode Extensions
        • 5.30 Enqueue Store Instructions
        • 5.29 User Interrupt Instructions
        • 5.28 Intel(R) AMX Instructions
        • 5.26 Shadow Stack Management Instructions
        • 5.31 Intel(R) Advanced Vector Extensions 10 Version 1 Instructions
      • Tlb
      • Running-linux
      • Introduction
      • Asmtest
      • X86isa-build-instructions
      • Publications
      • Contributors
      • Machine
      • Implemented-opcodes
      • To-do
      • Proof-utilities
      • Peripherals
      • Model-validation
      • Modelcalls
      • Concrete-simulation-examples
      • Utils
      • Debugging-code-proofs
    • Sha-2
    • Yul
    • Proof-checker-itp13
    • Regex
    • ACL2-programming-language
    • Json
    • Jfkr
    • Equational
    • Cryptography
    • Axe
    • Poseidon
    • Where-do-i-place-my-book
    • Aleo
    • Bigmems
    • Builtins
    • Execloader
    • Solidity
    • Paco
    • Concurrent-programs
    • Bls12-377-curves
  • Debugging
  • Community
  • Std
  • Proof-automation
  • Macro-libraries
  • ACL2
  • Interfacing-tools
  • Hardware-verification
  • Software-verification
  • Math
  • Testing-utilities

• 5.1 General-Purpose Instructions

5.1.16 BMI1 and BMI2 Instructions

Most of these are unimplemented. Many of them are VEX encoded but operate on GPRs.

• LZCNT -- leading zero count
• ANDN -- logical AND NOT
• BLSI, BLSMSK, BLSR -- operations involving lowest set bit
• BZHI -- zero bits left of an index
• PDEP/PEXT -- bitmask deposit/extract
• BEXTR -- bit field extract
• MULX -- multiply without affecting flags
• RORX -- rotate without affecting flags

The ones that are implemented are TZCNT (trailing 0 count) and shifts without affecting flags (SARX, SHLX, SHRX).

Unimplemented Instructions

Opcode	Mnemonic	Other Information	Semantic Function
F3 0F BD	LZCNT	:PFX :F3
VEX.LZ.0F38.W0 F2	ANDN	:VEX :0F38 :NDS :LZ :W0 :FEAT :BMI1 :AVX
VEX.LZ.0F38.W1 F2	ANDN	:VEX :0F38 :NDS :LZ :W1 :FEAT :BMI1 :AVX
VEX.LZ.0F38.W0 F3	BLSR	:REG 1 :VEX :0F38 :NDD :LZ :W0 :FEAT :BMI1 :AVX
VEX.LZ.0F38.W1 F3	BLSR	:REG 1 :VEX :0F38 :NDD :LZ :W1 :FEAT :BMI1 :AVX
VEX.LZ.0F38.W0 F3	BLSMSK	:REG 2 :VEX :0F38 :NDD :LZ :W0 :FEAT :BMI1 :AVX
VEX.LZ.0F38.W1 F3	BLSMSK	:REG 2 :VEX :0F38 :NDD :LZ :W1 :FEAT :BMI1 :AVX
VEX.LZ.0F38.W0 F5	BZHI	:VEX :0F38 :NDS :LZ :W0 :FEAT :BMI2 :AVX
VEX.LZ.0F38.W1 F5	BZHI	:VEX :0F38 :NDS :LZ :W1 :FEAT :BMI2 :AVX
VEX.LZ.F2.0F38.W0 F5	PDEP	:VEX :0F38 :NDS :LZ :F2 :W0 :FEAT :BMI2 :AVX
VEX.LZ.F2.0F38.W1 F5	PDEP	:VEX :0F38 :NDS :LZ :F2 :W1 :FEAT :BMI2 :AVX
VEX.LZ.F3.0F38.W0 F5	PEXT	:VEX :0F38 :NDS :LZ :F3 :W0 :FEAT :BMI2 :AVX
VEX.LZ.F3.0F38.W1 F5	PEXT	:VEX :0F38 :NDS :LZ :F3 :W1 :FEAT :BMI2 :AVX
VEX.LZ.F2.0F38.W0 F6	MULX	:VEX :0F38 :NDD :LZ :F2 :W0 :FEAT :BMI2 :AVX
VEX.LZ.F2.0F38.W1 F6	MULX	:VEX :0F38 :NDD :LZ :F2 :W1 :FEAT :BMI2 :AVX
VEX.LZ.0F38.W0 F7	BEXTR	:VEX :0F38 :NDS :LZ :W0 :FEAT :BMI1 :AVX
VEX.LZ.0F38.W1 F7	BEXTR	:VEX :0F38 :NDS :LZ :W1 :FEAT :BMI1 :AVX
VEX.LZ.F2.0F3A.W0 F0	RORX	:VEX :0F3A :LZ :F2 :W0 :FEAT :BMI2 :AVX
VEX.LZ.F2.0F3A.W1 F0	RORX	:VEX :0F3A :LZ :F2 :W1 :FEAT :BMI2 :AVX

Implemented Instructions

Opcode	Mnemonic	Other Information	Semantic Function
F3 0F BC	TZCNT	:PFX :F3	x86-tzcnt
VEX.LZ.0F38.W0 F3	BLSI	:REG 3 :VEX :0F38 :NDD :LZ :W0 :FEAT :BMI1 :AVX	x86-blsi
VEX.LZ.0F38.W1 F3	BLSI	:REG 3 :VEX :0F38 :NDD :LZ :W1 :FEAT :BMI1 :AVX	x86-blsi
VEX.LZ.F3.0F38.W0 F7	SARX	:VEX :0F38 :NDS :LZ :F3 :W0 :FEAT :BMI2 :AVX	x86-sarx/shlx/shrx
VEX.LZ.F3.0F38.W1 F7	SARX	:VEX :0F38 :NDS :LZ :F3 :W1 :FEAT :BMI2 :AVX	x86-sarx/shlx/shrx
VEX.LZ.66.0F38.W0 F7	SHLX	:VEX :0F38 :NDS :LZ :66 :W0 :FEAT :BMI2 :AVX	x86-sarx/shlx/shrx
VEX.LZ.66.0F38.W1 F7	SHLX	:VEX :0F38 :NDS :LZ :66 :W1 :FEAT :BMI2 :AVX	x86-sarx/shlx/shrx
VEX.LZ.F2.0F38.W0 F7	SHRX	:VEX :0F38 :NDS :LZ :F2 :W0 :FEAT :BMI2 :AVX	x86-sarx/shlx/shrx
VEX.LZ.F2.0F38.W1 F7	SHRX	:VEX :0F38 :NDS :LZ :F2 :W1 :FEAT :BMI2 :AVX	x86-sarx/shlx/shrx