• Top
    • Documentation
    • Books
    • Boolean-reasoning
    • Projects
    • Debugging
    • Community
    • Std
    • Proof-automation
    • Macro-libraries
    • ACL2
    • Interfacing-tools
    • Hardware-verification
      • Gl
      • Esim
      • Vl2014
        • Warnings
        • Primitives
        • Use-set
        • Syntax
        • Getting-started
        • Utilities
        • Loader
        • Transforms
          • Expression-sizing
          • Occform
          • Oprewrite
          • Expand-functions
          • Delayredux
          • Unparameterization
          • Caseelim
          • Split
          • Selresolve
          • Weirdint-elim
          • Vl-delta
          • Replicate-insts
          • Rangeresolve
          • Propagate
          • Clean-selects
          • Clean-params
          • Blankargs
          • Inline-mods
          • Expr-simp
          • Trunc
          • Always-top
            • Edgesynth
              • Vl-edgesynth-stmt-p
              • Vl-edgetable-p
              • Vl-always-edgesynth
              • Vl-edgesynth-merge-data-ifs
              • Vl-assignstmtlist->controls
              • Vl-assignstmtlist->lhses
              • Vl-assignstmtlist->rhses
              • Vl-edgesynth-flatten-data-ifs
              • Vl-edgesynth-pattern-match
              • Nedgeflop
                • Vl-make-same-bitselect-from-each
                • Vl-primitive-mkports
                • Vl-nedgeflop-ifstmt
                • Vl-make-1-bit-n-edge-flop
                • Vl-make-nedgeflop-insts
                • Vl-nedgeflop-always
                • Vl-nedgeflop-clkedge-assigns
                • Vl-nedgeflop-update-sexpr
                • Vl-nedgeflop-e-wires
                  • Vl-make-delay-assigns
                  • Vl-nedgeflop-posedge-clks
                  • Vl-nedgeflop-data-mux
                  • Vl-nedgeflop-some-edge-sexpr
                  • Vl-modinsts-add-atts
                  • Vl-nedgeflop-or-edges
                • Vl-edgesynth-make-data-inputs
                • Vl-edgesynth-make-clock-inputs
                • Vl-edgesynth-stmt-clklift
                • Vl-edgesynth-blockelim
                • Vl-alwayslist-edgesynth
                • Vl-edgesynth-create
                • Vl-edgesynth-classify-iftest
                • Vl-module-edgesynth
                • Vl-edgesynth-normalize-ifs
                • Vl-edgesynth-delays-okp
                • Vl-edgesynth-stmt-assigns
                • Vl-make-edgetable
                • Vl-edgesynth-sort-edges
                • Vl-modulelist-edgesynth
                • Vl-modulelist-edgesynth-aux
                • Vl-assignstmtlist-p
                • Vl-edgesynth-edgelist-p
                • Vl-assigncontrols-p
                • Vl-edgesynth-stmt-conditions
                • Vl-edgesynth-edge-p
                • Vl-design-edgesynth
                • Vl-edgesynth-get-delay
                • Vl-edgesynth-iftype-p
                • Edge-tables
              • Stmtrewrite
              • Cblock
              • Vl-always-convert-regports
              • Vl-always-convert-regs
              • Stmttemps
              • Edgesplit
              • Vl-always-check-reg
              • Vl-convert-regs
              • Latchsynth
              • Vl-always-check-regs
              • Vl-match-always-at-some-edges
              • Unelse
              • Vl-always-convert-reg
              • Vl-design-always-backend
              • Vl-stmt-guts
              • Vl-always-convert-regport
              • Vl-always-scary-regs
              • Eliminitial
              • Ifmerge
              • Vl-edge-control-p
              • Elimalways
            • Gatesplit
            • Gate-elim
            • Expression-optimization
            • Elim-supplies
            • Wildelim
            • Drop-blankports
            • Clean-warnings
            • Addinstnames
            • Custom-transform-hooks
            • Annotate
            • Latchcode
            • Elim-unused-vars
            • Problem-modules
          • Lint
          • Mlib
          • Server
          • Kit
          • Printer
          • Esim-vl
          • Well-formedness
        • Sv
        • Fgl
        • Vwsim
        • Vl
        • X86isa
        • Svl
        • Rtl
      • Software-verification
      • Math
      • Testing-utilities
    • Nedgeflop

    Vl-nedgeflop-e-wires

    Signature
    (vl-nedgeflop-e-wires exprs walist) → wires
    Arguments
    exprs — Guard (vl-exprlist-p exprs).
    walist — Guard (vl-wirealist-p walist).
    Returns
    wires — Type (true-listp wires).

    Definitions and Theorems

    Function: vl-nedgeflop-e-wires

    (defun vl-nedgeflop-e-wires (exprs walist)
      (declare (xargs :guard (and (vl-exprlist-p exprs)
                                  (vl-wirealist-p walist))))
      (let ((__function__ 'vl-nedgeflop-e-wires))
        (declare (ignorable __function__))
        (b* (((mv okp warnings wires)
              (vl-msb-exprlist-bitlist exprs walist nil))
             ((unless (and okp (not warnings)
                           (same-lengthp exprs wires)))
              (raise "Expected exactly ~x0 wires for N-edge 1-bit flop."
                     (len exprs))
              (replicate (len exprs) 'error)))
          wires)))

    Theorem: true-listp-of-vl-nedgeflop-e-wires

    (defthm true-listp-of-vl-nedgeflop-e-wires
      (b* ((wires (vl-nedgeflop-e-wires exprs walist)))
        (true-listp wires))
      :rule-classes :type-prescription)

    Theorem: len-of-vl-nedgeflop-e-wires

    (defthm len-of-vl-nedgeflop-e-wires
      (equal (len (vl-nedgeflop-e-wires exprs walist))
             (len exprs)))

    Theorem: consp-of-vl-nedgeflop-e-wires

    (defthm consp-of-vl-nedgeflop-e-wires
      (equal (consp (vl-nedgeflop-e-wires exprs walist))
             (consp exprs)))

    Theorem: vl-nedgeflop-e-wires-under-iff

    (defthm vl-nedgeflop-e-wires-under-iff
      (iff (vl-nedgeflop-e-wires exprs walist)
           (consp exprs)))