• Top
    • Documentation
    • Books
    • Boolean-reasoning
    • Projects
    • Debugging
    • Community
    • Std
    • Proof-automation
    • Macro-libraries
    • ACL2
    • Interfacing-tools
    • Hardware-verification
      • Gl
      • Esim
      • Vl2014
        • Warnings
        • Primitives
        • Use-set
        • Syntax
        • Getting-started
        • Utilities
        • Loader
        • Transforms
          • Expression-sizing
          • Occform
          • Oprewrite
          • Expand-functions
          • Delayredux
          • Unparameterization
          • Caseelim
          • Split
          • Selresolve
          • Weirdint-elim
          • Vl-delta
          • Replicate-insts
          • Rangeresolve
          • Propagate
          • Clean-selects
          • Clean-params
          • Blankargs
          • Inline-mods
          • Expr-simp
          • Trunc
          • Always-top
          • Gatesplit
          • Gate-elim
          • Expression-optimization
          • Elim-supplies
          • Wildelim
          • Drop-blankports
          • Clean-warnings
          • Addinstnames
          • Custom-transform-hooks
          • Annotate
            • Make-implicit-wires
              • Vl-modulelist-make-implicit-wires
              • Vl-make-implicit-wires-aux
              • Shadowcheck
              • Vl-stmt-check-undeclared
              • Vl-make-implicit-wires-main
              • Vl-fundecl-check-undeclared
              • Vl-warn-about-undeclared-wires
              • Vl-implicitst
              • Vl-blockitem-check-undeclared
              • Vl-taskdecl-check-undeclared
              • Vl-modinst-exprs-for-implicit-wires
              • Vl-blockitemlist-check-undeclared
              • Vl-import-check-undeclared
              • Vl-make-ordinary-implicit-wires
              • Vl-gateinst-exprs-for-implicit-wires
              • Vl-remove-declared-wires
              • Vl-make-port-implicit-wires
                • Vl-module-make-implicit-wires
                • Vl-vardecl-exprs-for-implicit-wires
                • Vl-design-make-implicit-wires
              • Resolve-indexing
              • Origexprs
              • Argresolve
              • Portdecl-sign
              • Designwires
              • Udp-elim
              • Vl-annotate-design
            • Latchcode
            • Elim-unused-vars
            • Problem-modules
          • Lint
          • Mlib
          • Server
          • Kit
          • Printer
          • Esim-vl
          • Well-formedness
        • Sv
        • Fgl
        • Vwsim
        • Vl
        • X86isa
        • Svl
        • Rtl
      • Software-verification
      • Math
      • Testing-utilities
    • Make-implicit-wires

    Vl-make-port-implicit-wires

    (vl-make-port-implicit-wires portdecls decls) generates variable declarations for ports that don't have corresponding variable declarations.

    Signature
    (vl-make-port-implicit-wires portdecls decls) → implicit
    Arguments
    portdecls — Alist binding names to port declarations.
        Guard (vl-portdecl-alist-p portdecls).
    decls — Alist binding names declared in the module to nil.
    Returns
    implicit — A list of new variable declarations, one for each port declaration without a corresponding ordinary declaration.
        Type (vl-vardecllist-p implicit).

    BOZO what about scalaredp, vectoredp, cstrength, delay? I think we don't care, but it might be good to look into this again.

    Definitions and Theorems

    Function: vl-make-port-implicit-wires

    (defun vl-make-port-implicit-wires (portdecls decls)
     (declare (xargs :guard (vl-portdecl-alist-p portdecls)))
     (let ((__function__ 'vl-make-port-implicit-wires))
       (declare (ignorable __function__))
       (b*
        (((when (atom portdecls)) nil)
         ((when (atom (car portdecls)))
          (vl-make-port-implicit-wires (cdr portdecls)
                                       decls))
         ((vl-portdecl portdecl)
          (cdar portdecls))
         ((when (hons-get portdecl.name decls))
          (vl-make-port-implicit-wires (cdr portdecls)
                                       decls))
         (new-decl
              (make-vl-vardecl :name portdecl.name
                               :type portdecl.type
                               :nettype :vl-wire
                               :atts (cons (cons "VL_PORT_IMPLICIT" nil)
                                           portdecl.atts)
                               :loc portdecl.loc)))
        (cons new-decl
              (vl-make-port-implicit-wires (cdr portdecls)
                                           decls)))))

    Theorem: vl-vardecllist-p-of-vl-make-port-implicit-wires

    (defthm vl-vardecllist-p-of-vl-make-port-implicit-wires
      (b* ((implicit (vl-make-port-implicit-wires portdecls decls)))
        (vl-vardecllist-p implicit))
      :rule-classes :rewrite)