• Top
    • Documentation
    • Books
    • Boolean-reasoning
    • Projects
    • Debugging
    • Community
    • Std
    • Proof-automation
    • Macro-libraries
    • ACL2
    • Interfacing-tools
    • Hardware-verification
      • Gl
      • Esim
      • Vl2014
        • Warnings
        • Primitives
        • Use-set
        • Syntax
        • Getting-started
        • Utilities
        • Loader
          • Preprocessor
          • Vl-loadconfig
          • Lexer
          • Vl-loadstate
          • Parser
            • Parse-expressions
            • Parse-udps
            • Vl-genelements
            • Parse-paramdecls
            • Parse-blockitems
            • Parse-utils
            • Parse-insts
            • Parse-datatype
            • Parse-functions
            • Parse-datatypes
            • Parse-strengths
            • Vl-parse-genvar-declaration
            • Vl-parse
            • Parse-ports
              • Parse-port-types
              • Sv-ansi-portdecls
              • Creating-portdecls/vardecls
              • Sv-non-ansi-portdecls
              • Verilog-2005-ports
              • Sv-ansi-port-interpretation
                • Vl-process-subsequent-ansi-port
                • Vl-process-first-ansi-port
                • Vl-process-subsequent-ansi-ports
                • Vl-nettype-for-parsed-ansi-port
                • Vl-parse-module-port-list-top-2012
                • Vl-process-ansi-ports
                • Vl-port-starts-ansi-port-list-p
                • Vl-parse-module-port-list-top
                • Vl-genelementlist->portdecls
                • Verilog-2005-portdecls
              • Seq
              • Parse-packages
            • Vl-load-merge-descriptions
            • Scope-of-defines
            • Vl-load-file
            • Vl-flush-out-descriptions
            • Vl-description
            • Vl-loadresult
            • Vl-read-file
            • Vl-find-basename/extension
            • Vl-find-file
            • Vl-read-files
            • Extended-characters
            • Vl-load
            • Vl-load-main
            • Vl-load-description
            • Vl-descriptions-left-to-load
            • Inject-warnings
            • Vl-load-descriptions
            • Vl-load-files
            • Vl-load-summary
            • Vl-collect-modules-from-descriptions
            • Vl-descriptionlist
          • Transforms
          • Lint
          • Mlib
          • Server
          • Kit
          • Printer
          • Esim-vl
          • Well-formedness
        • Sv
        • Fgl
        • Vwsim
        • Vl
        • X86isa
        • Svl
        • Rtl
      • Software-verification
      • Math
      • Testing-utilities
    • Sv-ansi-port-interpretation

    Vl-genelementlist->portdecls

    Signature
    (vl-genelementlist->portdecls x) → portdecls
    Arguments
    x — Guard (vl-genelementlist-p x).
    Returns
    portdecls — Type (vl-portdecllist-p portdecls).

    Definitions and Theorems

    Function: vl-genelementlist->portdecls

    (defun vl-genelementlist->portdecls (x)
      (declare (xargs :guard (vl-genelementlist-p x)))
      (let ((__function__ 'vl-genelementlist->portdecls))
        (declare (ignorable __function__))
        (if (atom x)
            nil
          (if (and (eq (vl-genelement-kind (car x))
                       :vl-genbase)
                   (eq (tag (vl-genbase->item (car x)))
                       :vl-portdecl))
              (cons (vl-genbase->item (car x))
                    (vl-genelementlist->portdecls (cdr x)))
            (vl-genelementlist->portdecls (cdr x))))))

    Theorem: vl-portdecllist-p-of-vl-genelementlist->portdecls

    (defthm vl-portdecllist-p-of-vl-genelementlist->portdecls
      (b* ((portdecls (vl-genelementlist->portdecls x)))
        (vl-portdecllist-p portdecls))
      :rule-classes :rewrite)